This standard was last reviewed and confirmed in 2018.
Therefore this version remains current.
Abstract
PreviewDefines the operation, functions, and attributes of the IEEE 1296 bus standard. Defines a high-performance 32-bit synchronous bus standard. Intended for general purpose applications to optimize block transfers, including protocol for message passing. Intended to support multiple processor modules in a functionally partitioned configuration and heterogeneous processor types in the same system and heterogeneous processor types in the same system.
-
Status: PublishedPublication date: 1994-12
-
Edition: 1Number of pages: 130
-
- ICS :
- 35.160 Microprocessor systems
Buy this standard
en
| Format | Language | |
|---|---|---|
| std 1 208 | ||
| std 2 208 | Paper |
- CHF208
Life cycle
Got a question?
Check out our FAQs
Customer care
+41 22 749 08 88
Opening hours:
Monday to Friday - 09:00-12:00, 14:00-17:00 (UTC+1)