Abstract
Defines the operation, functions, and attributes of the IEEE 1296 bus standard. Defines a high-performance 32-bit synchronous bus standard. Intended for general purpose applications to optimize block transfers, including protocol for message passing. Intended to support multiple processor modules in a functionally partitioned configuration and heterogeneous processor types in the same system and heterogeneous processor types in the same system.
General information
-
Status: PublishedPublication date: 1994-12Stage: International Standard confirmed [90.93]
-
Edition: 1Number of pages: 130
-
Technical Committee :ISO/IEC JTC 1/SC 25ICS :35.160
- RSS updates